Results for "(('netlist editor' or 'netlist compiler')<in>metadata)"
Your search matched **2** of **1203811** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

e-mail

» Search Options

View Session History

New Search

Modify Search

(('netlist editor' or 'netlist compiler')<in>metadata)

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information

1. **Netlist compiler for ASIC design on a personal computer**
Ooi, T.H.; Lau, K.T.; Wing, C.J.;
Computer-Aided Engineering Journal
Volume 8, Issue 5, Oct. 1991 Page(s):200 - 204
AbstractPlus | Full Text: PDF(368 KB) **IEE JNL**

2. **AISCE: a layout synthesis system for ASIC design**
Hong Li; Wei Li;
Circuits and Systems, 1991. Conference Proceedings, China., 1991 Internatior
16-17 June 1991 Page(s):419 - 422 vol.1
Digital Object Identifier 10.1109/CICCAS.1991.184377
AbstractPlus | Full Text: PDF(320 KB) **IEEE CNF**

Results for "(('netlist modules' or 'netlist modifier')<in>metadata)"

e-mail

Your search matched **2** of **1203811** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

View Session History

New Search

Modify Search

(('netlist modules' or 'netlist modifier')<in>metadata)

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information

1. **A clustering based linear ordering algorithm for K-way spectral partitioni**
Shiuann-Shiuh Lin; Wen-Hsin Chen; Wen-Wei Lin; TingTing Hwang;
Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia
18-21 Jan. 1999 Page(s):77 - 80 vol.1
Digital Object Identifier 10.1109/ASPDAC.1999.759714
AbstractPlus | Full Text: PDF(344 KB) IEEE CNF

2. **Modifying the netlist after placement for performance improvement**
Ginetti, A.; Brasen, D.;
Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993
9-12 May 1993 Page(s):9.2.1 - 9.2.4
Digital Object Identifier 10.1109/CICC.1993.590590
AbstractPlus | Full Text: PDF(312 KB) IEEE CNF

Results for "**((netlist and editing)<in>metadata)**"
Your search matched **3** of **1203811** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

1. **Verilog netlist as an exchange language**
Jen-Jen Lung; Bhasker, J.;
Verilog HDL Conference, 1994., International
14-16 March 1994 Page(s):10 - 14
Digital Object Identifier 10.1109/IVC.1994.323754
AbstractPlus | Full Text: PDF(220 KB) **IEEE CNF**

2. **The Logic Description Generator**
Gokhale, M.B.; Kopser, A.; Lucas, S.P.; Minnich, R.G.;
Application Specific Array Processors, 1990. Proceedings of the International (
5-7 Sept. 1990 Page(s):111 - 120
Digital Object Identifier 10.1109/ASAP.1990.145448
AbstractPlus | Full Text: PDF(336 KB) **IEEE CNF**

3. **AM and PM noise analysis in quartz crystal oscillators: symbolic calculus**
Ratier, N.; Couteleau, L.; Brendel, R.; Guillemot, P.;
Frequency Control Symposium, 1998. Proceedings of the 1998 IEEE Internatic
27-29 May 1998 Page(s):156 - 163
Digital Object Identifier 10.1109/FREQ.1998.717898
AbstractPlus | Full Text: PDF(392 KB) **IEEE CNF**

Results for "((netlist and modules)<in>metadata)" e-mail
Your search matched 63 of 1203811 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

((netlist and modules)<in>metadata)

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information View: 1-

1. **An efficient eigenvector approach for finding netlist partitions**
Hadley, S.W.; Mark, B.L.; Vannelli, A.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction:
Volume 11, Issue 7, July 1992 Page(s):885 - 892
Digital Object Identifier 10.1109/43.144852
AbstractPlus | Full Text: PDF(720 KB) IEEE JNL

2. **Multiway VLSI circuit partitioning based on dual net representation**
Cong, J.; Juan Labio, W.; Shivakumar, N.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction:
Volume 15, Issue 4, April 1996 Page(s):396 - 409
Digital Object Identifier 10.1109/43.494703
AbstractPlus | References | Full Text: PDF(1324 KB) IEEE JNL

3. **Estimation of power from module-level netlists**
Ravikumar, C.P.; Prasad, M.R.; Hora, L.S.;
VLSI Design, 1996. Proceedings., Ninth International Conference on
3-6 Jan. 1996 Page(s):324 - 325
Digital Object Identifier 10.1109/ICVD.1996.489623
AbstractPlus | Full Text: PDF(208 KB) IEEE CNF

4. **An efficient eigenvector-node interchange approach for finding netlist pa**
Vannelli, A.; Hadley, S.W.; Mark, B.L.;
Custom Integrated Circuits Conference, 1991., Proceedings of the IEEE 1991
12-15 May 1991 Page(s):28.2/1 - 28.2/4
Digital Object Identifier 10.1109/CICC.1991.164058
AbstractPlus | Full Text: PDF(256 KB) IEEE CNF

5. **An area estimation technique for module generation**
Rajanala, A.; Tyagi, A.;
Computer Design: VLSI in Computers and Processors, 1990. ICCD '90. Proce
IEEE International Conference on
17-19 Sept. 1990 Page(s):459 - 462
Digital Object Identifier 10.1109/ICCD.1990.130278
AbstractPlus | Full Text: PDF(300 KB) IEEE CNF

6. **A framework and method for hierarchical test generation**

Calhoun, J.D.; Brglez, F.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction:
Volume 11, Issue 1, Jan 1992 Page(s):45 - 67
Digital Object Identifier 10.1109/43.108618

AbstractPlus | Full Text: PDF(2152 KB) **IEEE JNL**

☐ **7. A Gomory-Hu cut tree representation of a netlist partitioning problem**
Vannelli, A.; Hadley, S.W.;
Circuits and Systems, IEEE Transactions on
Volume 37, Issue 9, Sept. 1990 Page(s):1133 - 1139
Digital Object Identifier 10.1109/31.57601

AbstractPlus | Full Text: PDF(516 KB) **IEEE JNL**

☐ **8. A structured approach for routing of MCMs**
Chua Hong Chuck; Chin Teck Chai; Tan Gim Chua;
Knowledge-Based Intelligent Electronic Systems, 1997. KES '97. Proceedings.
International Conference on
Volume 1, 21-23 May 1997 Page(s):255 - 259 vol.1
Digital Object Identifier 10.1109/KES.1997.616917

AbstractPlus | Full Text: PDF(312 KB) **IEEE CNF**

☐ **9. A BIST scheme for RTL circuits based on symbolic testability analysis**
Ghosh, I.; Jha, N.K.; Bhawmik, S.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction:
Volume 19, Issue 1, Jan. 2000 Page(s):111 - 128
Digital Object Identifier 10.1109/43.822624

AbstractPlus | References | Full Text: PDF(356 KB) **IEEE JNL**

☐ **10. Efficient algorithms for subcircuit enumeration and classification for the identification problem**
White, J.L.; Chung, M.-J.; Wojcik, A.S.; Doom, T.E.;
Computer Design, 2001. ICCD 2001. Proceedings. 2001 International Confere
23-26 Sept. 2001 Page(s):519 - 522
Digital Object Identifier 10.1109/ICCD.2001.955082

AbstractPlus | Full Text: PDF(328 KB) **IEEE CNF**

☐ **11. MGM: a module generator for multipliers**
Delamotte, P.; Servant, J.-M.; Boyer-Chammard, Y.;
Circuits and Systems, 1989., Proceedings of the 32nd Midwest Symposium on
14-16 Aug. 1989 Page(s):813 - 816 vol.2
Digital Object Identifier 10.1109/MWSCAS.1989.101979

AbstractPlus | Full Text: PDF(260 KB) **IEEE CNF**

☐ **12. A clustering based linear ordering algorithm for K-way spectral partitioni**
Shiuann-Shiuh Lin; Wen-Hsin Chen; Wen-Wei Lin; TingTing Hwang;
Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia
18-21 Jan. 1999 Page(s):77 - 80 vol.1
Digital Object Identifier 10.1109/ASPDAC.1999.759714

AbstractPlus | Full Text: PDF(344 KB) **IEEE CNF**

☐ **13. A BIST scheme for RTL controller-data paths based on symbolic testabili**
Ghosh, I.; Jha, N.K.; Bhawmik, S.;
Design Automation Conference, 1998. Proceedings
15-19 Jun 1998 Page(s):554 - 559

AbstractPlus | Full Text: PDF(708 KB) **IEEE CNF**

☐ **14. A flexible hierarchical 3-D module assembler**
Dutta, R.; Marks, M.; Morrissey, C.; Rao, R.; Sapiro, L.;

Design Automation Conference, 1990. EDAC. Proceedings of the European
12-15 March 1990 Page(s):124 - 128
Digital Object Identifier 10.1109/EDAC.1990.136632

AbstractPlus | Full Text: PDF(392 KB) IEEE CNF

☐ **15. Automatic netlist extraction for measurement-based characterization of c interconnect**
Corey, S.D.; Yang, A.T.;
Microwave Theory and Techniques, IEEE Transactions on
Volume 45, Issue 10, Part 2, Oct. 1997 Page(s):1934 - 1940
Digital Object Identifier 10.1109/22.641796

AbstractPlus | References | Full Text: PDF(164 KB) IEEE JNL

☐ **16. A new software for test logic optimization in DFT**
Zhe Zhang; Chen Hu; Rui Li; Youhua Shi; Longxing Shi;
ASIC, 2001. Proceedings. 4th International Conference on
23-25 Oct. 2001 Page(s):654 - 657
Digital Object Identifier 10.1109/ICASIC.2001.982648

AbstractPlus | Full Text: PDF(359 KB) IEEE CNF

☐ **17. A clustering algorithm for circuit partitioning**
Allam, M.W.; Vannelli, A.; Elmasry, M.I.;
Electrical and Computer Engineering, 1997. IEEE 1997 Canadian Conference
Volume 1, 25-28 May 1997 Page(s):12 - 14 vol.1
Digital Object Identifier 10.1109/CCECE.1997.614777

AbstractPlus | Full Text: PDF(220 KB) IEEE CNF

☐ **18. HISCOAP: a hierarchical testability analysis tool**
Ravikumar, C.P.; Joshi, H.;
VLSI Design, 1995., Proceedings of the 8th International Conference on
4-7 Jan. 1995 Page(s):272 - 277
Digital Object Identifier 10.1109/ICVD.1995.512123

AbstractPlus | Full Text: PDF(516 KB) IEEE CNF

☐ **19. Design considerations and algorithms for partitioning opto-electronic mu**
Fan, J.; Catanzaro, B.; Ozguz, V.H.; Cheng, C.K.; Lee, S.H.;
Massively Parallel Processing Using Optical Interconnections, 1994., Proceedi
International Workshop on
26-27 April 1994 Page(s):59 - 69
Digital Object Identifier 10.1109/MPPOI.1994.336638

AbstractPlus | Full Text: PDF(860 KB) IEEE CNF

☐ **20. Automatic verification of library-based IC designs**
Kostelijk, T.; De Loore, B.;
Solid-State Circuits, IEEE Journal of
Volume 26, Issue 3, Mar 1991 Page(s):394 - 403
Digital Object Identifier 10.1109/4.75019

AbstractPlus | Full Text: PDF(816 KB) IEEE JNL

☐ **21. Multiway partitioning via geometric embeddings, orderings, and dynamic**
Alpert, C.J.; Kahng, A.B.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction
Volume 14, Issue 11, Nov. 1995 Page(s):1342 - 1358
Digital Object Identifier 10.1109/43.469661

AbstractPlus | Full Text: PDF(1484 KB) IEEE JNL

☐ **22. Combining problem reduction and adaptive multistart: a new technique f iterative partitioning**

Hagen, L.W.; Kahng, A.B.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction
Volume 16, Issue 7, July 1997 Page(s):709 - 717
Digital Object Identifier 10.1109/43.644032

AbstractPlus | References | Full Text: PDF(200 KB) IEEE JNL

☐ **23. Generalised approach to automatic custom layout of analogue ICs**
Chen, D.J.; Sheu, B.J.;
Circuits, Devices and Systems, IEE Proceedings G
Volume 139, Issue 4, Aug. 1992 Page(s):481 - 490

AbstractPlus | Full Text: PDF(804 KB) IEE JNL

☐ **24. A new approach for high performance multiply-accumulator design**
Lan Jinghong; Ji Lijiu; Jiang Anping; Jia Song;
ASIC, 2003. Proceedings. 5th International Conference on
Volume 2, 21-24 Oct. 2003 Page(s):1293 - 1295 Vol.2

AbstractPlus | Full Text: PDF(244 KB) IEEE CNF

☐ **25. An automated design process for the CHAMP module**
Patriquin, R.; Gurevich, I.;
Aerospace and Electronics Conference, 1995. NAECON 1995., Proceedings c
National
Volume 1, 22-26 May 1995 Page(s):417 - 424 vol.1
Digital Object Identifier 10.1109/NAECON.1995.521974

AbstractPlus | Full Text: PDF(600 KB) IEEE CNF

[redacted] View: 1-

Results for "((netlist and 'hierarchical design')<in>metadata)"
Your search matched **11** of **1203811** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

e-mail

» Search Options

View Session History

New Search

Modify Search

((netlist and 'hierarchical design')<in>metadata)

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information

1. **A multi-level netlist partitioning approach to hierarchical layout design of**
Wu, P.B.; Mack, R.J.; Massara, R.E.;
Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposiu
Volume 1, 8-11 Aug. 2000 Page(s):124 - 127 vol.1
Digital Object Identifier 10.1109/MWSCAS.2000.951601
AbstractPlus | Full Text: PDF(416 KB) **IEEE CNF**

2. **Two-way balance-tolerant partitioning based on fuzzy graph clustering fo design of VLSI systems**
Yan, J.-T.;
Computers and Communications, 1995. Conference Proceedings of the 1995 I
Annual International Phoenix Conference on
28-31 March 1995 Page(s):416 - 422
Digital Object Identifier 10.1109/PCCC.1995.472459
AbstractPlus | Full Text: PDF(608 KB) **IEEE CNF**

3. **M1: a small computer system synthesis tool**
Gupta, A.P.; Siewiorek, D.P.;
Artificial Intelligence Applications, 1990., Sixth Conference on
5-9 May 1990 Page(s):230 - 236 vol.1
Digital Object Identifier 10.1109/CAIA.1990.89194
AbstractPlus | Full Text: PDF(644 KB) **IEEE CNF**

4. **Silicon virtual prototyping: the new cockpit for nanometer chip design [S**
Wei-Jin Dai; Huang, D.; Chin-Chih Chang; Courtoy, M.;
Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asi Pacific
21-24 Jan. 2003 Page(s):635 - 639
AbstractPlus | Full Text: PDF(606 KB) **IEEE CNF**

5. **Hierarchical front-end physical design solution drives modified hand-off**
Wei-Jin Dai; Courtoy, M.;
Quality Electronic Design, 2002. Proceedings. International Symposium on
18-21 March 2002 Page(s):529 - 533
Digital Object Identifier 10.1109/ISQED.2002.996799
AbstractPlus | Full Text: PDF(698 KB) **IEEE CNF**

6. **An efficient clustering technique for circuit partitioning**
Areibi, S.; Vannelli, A.;
Circuits and Systems, 1996. ISCAS '96., 'Connecting the World'., 1996 IEEE Ir
Symposium on
Volume 4, 12-15 May 1996 Page(s):671 - 674 vol.4
Digital Object Identifier 10.1109/ISCAS.1996.542113
AbstractPlus | Full Text: PDF(392 KB) **IEEE CNF**

7. **Cerberus: hierarchical DFT rule checker**
Knopf, R.; Trischler, E.;
European Test Conference, 1989., Proceedings of the 1st
12-14 April 1989 Page(s):58 - 62
Digital Object Identifier 10.1109/ETC.1989.36220
AbstractPlus | Full Text: PDF(324 KB) **IEEE CNF**

8. **BISTSYN-a built-in self-test synthesizer**
Chen, C.-I.H.;
Computer-Aided Design, 1991. ICCAD-91. Digest of Technical Papers., 1991 I
Conference on
11-14 Nov. 1991 Page(s):240 - 243
Digital Object Identifier 10.1109/ICCAD.1991.185242
AbstractPlus | Full Text: PDF(360 KB) **IEEE CNF**

9. **An efficient search space smoothing based netlist partitioning**
Di Wang; Weimin Wu; Zhuoyuan Li; Xianlong Hong;
ASIC, 2003. Proceedings. 5th International Conference on
Volume 1, 21-24 Oct. 2003 Page(s):274 - 277 Vol.1
Digital Object Identifier 10.1109/ICASIC.2003.1277541
AbstractPlus | Full Text: PDF(337 KB) **IEEE CNF**

10. **Automated timing model generation**
Daga, A.J.; Mize, L.; Sripada, S.; Wolff, C.; Qiuyang Wu;
Design Automation Conference, 2002. Proceedings. 39th
10-14 June 2002 Page(s):146 - 151
Digital Object Identifier 10.1109/DAC.2002.1012610
AbstractPlus | Full Text: PDF(855 KB) **IEEE CNF**

11. **Hierarchical approach for design of application specific logic controller**
Wegrzyn, M.; Adamski, M.;
Industrial Electronics, 1999. ISIE '99. Proceedings of the IEEE International Sy
Volume 3, 12-16 July 1999 Page(s):1389 - 1394 vol.3
Digital Object Identifier 10.1109/ISIE.1999.796910
AbstractPlus | Full Text: PDF(400 KB) **IEEE CNF**

Results for "((netlist and modifier*)<in>metadata)"
Your search matched 1 of 1203811 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

((netlist and modifier*)<in>metadata)

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

1. **Modifying the netlist after placement for performance improvement**
Ginetti, A.; Brasen, D.;
Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993
9-12 May 1993 Page(s):9.2.1 - 9.2.4
Digital Object Identifier 10.1109/CICC.1993.590590
AbstractPlus | Full Text: PDF(312 KB) IEEE CNF